Abstract-Spintronic oscillators are nanodevices that are serious candidates for CMOS integration due to their compactness and easy frequency tunability. Among them vortex-based oscillators appear as one of the most promising technology because of their lower power supply and higher quality factors. To assess their potential in circuits and systems, compact models describing their behavior are necessary. In this work, we propose an implementation of a spintronic nano-oscillator (STNO) model for integrated circuit (IC) architectures design. The modeled device is a vortex-based magnetic oscillator demonstrating selfsustained magnetization oscillations under current bias, inducing alternating voltage across the device. This model describes the coupled electrical and magnetic behavior of the device, taking into account phase and amplitude noises associated with thermal fluctuations. Compatibility with commercial CMOS design kits is demonstrated, and an implementation in a CMOS circuit is proposed for AC signal generation. These results will allow to develop and evaluate innovative hybrid STNO/CMOS systems and their potential to efficiently complement existing full-CMOS technologies.
I. INTRODUCTION
The recent development of spin transfer torque magnetic random access memories (STT-MRAMs) unveiled the potential of CMOS integration of spintronic devices into innovative architectures [1] - [3] . Among the large diversity of spintronic elements, other devices also hold potential for applications [4] , [5] . Magnetic tunnel junctions (MTJs), the basic cell of the MRAM, can also be engineered to achieve self-sustained magnetic oscillations under DC current bias, and the spintransfer effect thereof. These magnetization oscillations are then transcribed into resistance oscillations through the tunnel magneto-resistance (TMR) effect, generating oscillations of the device voltage at frequencies typically ranging from 100MHz to 10's of GHz depending on the device geometry and magnetic parameters.
The small size of the so-called spin-transfer nanooscillators (STNOs) and their ability to tune their frequency with the supply current amplitude are strong assets for their integration as radio-frequency sources in communication systems [6] - [9] . Also recently, those STNOs were proposed as key-elements for the design of associative memories architectures based on highly connected oscillators networks [10] , [11] , expected to yield high computing capability notably for pattern recognition. This proposal is based on the demonstrated ability of the STNOs to achieve mutual synchronization with one or more interacting neighbors under adequate conditions [12] - [15] . For all these purposes, the development of compact SPICE-compatible models for integration in CMOS design platforms is a prerequisite.
Previous works on compact modeling of spin transfer oscillators have focused on a certain type of oscillators based on the excitation of a uniform magnetic mode [16] , [17] , and models were integrated under the strong assumption of macrospin behavior. The present work focuses on STNOs based on the excitation of a magnetic vortex. This type of oscillators has experimentally demonstrated high quality factors as compared to other types of STNOs [18] , [19] , as well as a capabilities to tune its frequency with the bias current amplitude and to synchronize to an external excitation from an AC-source [20] , [21] or to mutually-synchronize to coupled oscillators [15] .
We propose a Verilog-A implementation of the physical model describing the self-sustained vortex oscillations in a pillar STNO for a use in IC design of hybrid MTJ/CMOS systems. To correctly describe the oscillator behavior at working temperature, our model implementation includes parameters non-linearities [22] as well as the phase and amplitude noise effects under thermal fluctuations [23] , [24] . These factors can indeed be of major importance to accurately describe the synchronization phenomenon.
After introducing the device and the associated magnetic and electrical equations, we present the model implementation under the Cadence platform and confront the obtained simulations to previously obtained experimental results. Finally, we demonstrate the compatibility of our model with a CMOS design kit for IC design by simulating an integrated current source for biasing and synchronization of the STNO.
II. THE SPIN-TRANSFER VORTEX OSCILLATOR MODEL
The device under consideration is a nanopillar hybrid spin transfer vortex based oscillator, as introduced in [25] and presented in Figure 1 (a). It is made of a layered stack, first composed of a metallic spin-valve structure including a perpendicularly magnetized ferromagnetic layer, a non-magnetic spacer and a central ferromagnetic layer. The latter is also part of a magnetic tunnel junction, composed of an insulating barrier and an in-plane magnetized ferromagnetic layer. The magnetizations of both perpendicular and in-plane magnetized ferromagnets are considered pinned. Dimensions of the pillar and particularly the aspect ratio of the central ferromagnet are chosen so that its remanent magnetic state is a vortex [26] . Such magnetic state corresponds to the magnetization curling in the layer's plane and popping out-of-plane in the center region called the vortex core (see Figure 1 ). The studied mode of the vortex, called "gyrotropic mode", corresponds to a circular displacement of the vortex core around the center of the magnetic dot [26] , [27] as illustrated in Figure 1 (b).
As current flows through the device, the two pinned layers act as spin-current sources generating a spin-transfer effect on the vortex. As demonstrated in previous works, a source of perpendicular spin polarization is mandatory to start and sustain the vortex precession [28] , [29] . On the other hand, the MTJ with in-plane magnetized layer is needed to convert the magnetization oscillations into resistance oscillations [25] , and plays a major role in the synchronization process by providing an in-plane component to the current spin polarization [30] . Under sufficient current bias, the device then demonstrates permanent resistance oscillations and a resulting AC voltage appears across the device.
Because the vortex gyrotropic mode is isolated from other higher frequency modes, the self-sustained oscillations under spin-transfer effect can be properly described by a collectivevariable equation, called the Thiele equation [26] , [27] , where the global dynamics is simply described through the evolution of the position of the magnetic vortex core. This equation was recently extended to include the spin-transfer terms [22] , [28] , [29] . The device is then modeled according to the following equations, where X = ρe iχ is the vortex core complex coordinate (see Figure 1(b) ):
Equation 1 is the modified Thiele equation describing the dynamics of the vortex core, accounting for conservative and dissipative terms. The left hand side gyrotropic term is equal to the sum of the effective forces acting on the vortex core : the effective damping force, the spring-like confinement force, and the effective spin-transfer forces induced respectively by the perpendicular and the in-plane spin polarizations of the current. Equation 2 relates the value of the resistance to the position of the vortex core. All the terms appearing in these equations are derived from geometrical and magnetic parameters. Their [23] , [24] , [31] . Finally, oscillations amplitude limitation is ruled by the existence of a critical velocity v c for the vortex core that will trigger a polarity switching and subsequently stop the self-sustained oscillations [29] .
III. MODEL IMPLEMENTATION
The described physical model was implemented in VerilogA language under the Cadence Spectre simulator. Simulations were conducted for a 2r = 180nm diameter device, with a t = 10nm thick free N iF e layer whose magnetic parameters are gathered in table I. The minimum resistance was chosen to be R min = 130Ω with a TMR ratio TMR % = 70% for the tunnel junction, in agreement with previously fabricated devices. A p ⊥ = 60% perpendicular polarization (from the the spin-valve) and an ideal p = 100% in-plane polarization (from the MTJ) were assumed. These parameters correspond to a critical 220µA current to start the self-sustained oscillations.
The model was tested under constant current bias for transient simulations, in both cases of noise-free and noisy oscillator. The vortex core position was initiated in a random position in the vicinity of the ferromagnet center, allowing the observation of a transitory regime where the oscillations amplitude increases up to its stable value, starting the steady regime of oscillations.
A major criteria for the validation of our model was the stability of the noise-free auto-oscillations frequency and amplitude in the steady-state regime and their independence to the simulation time step. Due to different time-scales for the evolution of the phase and the amplitude of oscillations, we found that the compact model is largely improved by implementing equation (1) under polar coordinates instead of Cartesian. We then evaluated that to ensure a steady-state frequency stability, a reasonable criteria was ensuring that the time step for the simulation verifies ∆t < T (ρ)/50 where T (ρ) = 2π/ω(ρ) is the instantaneous oscillation period of the vortex. We enforce this minimum time step thanks to a bound step VerilogA call within the compact model. 10µs simulations of a single oscillator on a 3.20GHz CPU were obtained in respectively 9.43s and 9.81s for the noisefree and room-temperature noisy oscillator. In Figures 2(a) and (b), we present the temporal evolution of the device voltage under a constant 260µA current bias in both cases. The observed auto-oscillation frequency is 617.8MHz, in good agreement with the expected frequency for the chosen device dimensions [26] . As it appears on the corresponding spectrum on Figure 2(c) , fluctuations in the noisy oscillator translate into phase noise that broadens the spectrum peak, accounting for the non-zero peak linewidth observed experimentally [25] . A 14.6MHz linewidth is measured, independent on the time step, in good agreement with the 14.0MHz theoretically predicted linewidth [23] .
IV. COMPATIBILITY WITH CMOS DESIGN KIT
We have tested the compatibility of our model with a commercial 28-nm CMOS design kit by building a MOSFETbased supply for the STNO (see Figure 3) . The circuit is a voltage controlled current source. A cascode architecture is implemented to reduce the impact of voltage oscillations across the STNO on the current bias. The frequency of the autooscillator is then controlled by the gate voltage of T 1 transistor, as summarized in Figure 3 .
The circuit is designed so that a zero command voltage corresponds to below threshold current bias. Self-sustained oscillations appear when a V cde > 10mV voltage is applied, and their amplitude keeps increasing as V cd is swept up to 180mV above which the critical vortex speed is reached and oscillations are terminated. Because both current bias and resistance oscillations amplitude are different for every frequency value, it is important to note that the AC voltage amplitude is also varying as the command voltage is swept. As it appears on Figure 3 , the voltage amplitude varies between 0 and 15mV.
Spin transfer nano-oscillators show the ability to respond to an AC-current excitation by synchronizing to the input signal for sufficient amplitude and if its frequency is close enough to the auto-oscillation frequency [20] , [21] . To test the ability of the implemented model to describe this ability, we simulated the response of the STNO when a harmonic AC-voltage is added to the command voltage. The simulation was run for a V cde = 120mV corresponding to a 261µA current bias and a frequency 619MHz, to which an AC-signal at a frequency 609MHz was added. We then found that a minimum 100mV amplitude is necessary for the AC-input for the STNO to shift its frequency and synchronize, corresponding to an AC-current amplitude i AC = 27.2µA.
V. CONCLUSION AND PERSPECTIVES
We proposed and tested a Verilog-A implementation of a vortex-based spin transfer oscillator compact model for CMOS integration. This model accounts for the non-linear behavior of the oscillator as well as the thermally induced fluctuations of its phase and amplitude. It has been found to describe the frequency tunability with bias current as well as the synchronization ability of the oscillators, in accordance with experimental results.
After being tested under ideally constant current bias, the device model was successfully inserted in a MOSFET-based circuit for supply and frequency control of the STNO using a commercial CMOS design kit. We then demonstrated the compatibility of the proposed model for integration in IC design platforms.
This model can readily be used for applications of STNOs which have been proposed for telecommunications. Additionally, the use of STNOs and of their ability to synchronize have been brought up as a serious candidate for the design of innovative processing architectures, especially for data recognition [10] , [11] . As vortex-based spin transfer oscillators are promising candidates for the study and proof of concept for these architecture, this model will be useful for IC design of such future hybrid MTJ/CMOS systems.
